

# **OPENBRIX Zero**


**February, 2013**

**iAMBRIX**


# Contents

- ✓ OPENBRIX Zero specification
- ✓ OPENBRIX Zero schedule
- ✓ OPENBRIX Zero – Top
- ✓ OPENBRIX Zero – Bottom
- ✓ OPENBRIX Zero – Extension headers

# OPENBRIX Zero – Top




# OPENBRIX Zero – Bottom



eMMC Socket


# OPENBRIX Zero – Expansion Headers (1/3)






# OPENBRIX Zero – Expansion Headers (2/3)


## Extension PART



CON16



CON19



CON20

# OPENBRIX Zero – Expansion Headers (3/3)

Signal Name	Description	P/N	Signal Name	Description	P/N
DC5V	5V DC POWER	2	GND	Digital Ground	1
XpwmTOUT0	GPB2[0]/TOUT_0	4	XMIPI0SDPCLK	MIPI-DPHY0 slave DP clock	3
XpwmTOUT1	GPB2[1]/TOUT_1	6	XMIPI0SDNCLK	MIPI-DPHY0 slave DN clock	5
XpwmTOUT2	GPB2[2]/I2C7_SDA	8	GND	Digital Ground	7
XpwmTOUT3	GPB2[3]/I2C7_SDA	10	XMIPI0SDP0	MIPI-DPHY0 slave DP data0	9
GND	Digital Ground	12	XMIPI0SDN0	MIPI-DPHY0 slave DN data0	11
XMIPI1MDPCLK	MIPI-DPHY Master clock DP	14	GND	Digital Ground	13
XMIPI1MDNCLK	MIPI-DPHY Master clock DN	16	XMIPI0SDP1	MIPI-DPHY0 slave DP data1	15
GND	Digital Ground	18	XMIPI0SDN1	MIPI-DPHY0 slave DN data1	17
XMIPI1MDP0	MIPI-DPHY Master DP0	20	GND	Digital Ground	19
XMIPI1MDN0	MIPI-DPHY Master DN0	22	XMIPI0SDP2	MIPI-DPHY0 slave DP data2	21
GND	Digital Ground	24	XMIPI0SDN2	MIPI-DPHY0 slave DN data2	23
XMIPI1MDP1	MIPI-DPHY Master DP1	26	GND	Digital Ground	25
XMIPI1MDN1	MIPI-DPHY Master DN1	28	XMIPI0SDP3	MIPI-DPHY0 slave DP data3	27
GND	Digital Ground	30	XMIPI0SDN3	MIPI-DPHY0 slave DN data3	29
XMIPI1MDP2	MIPI-DPHY Master DP2	32	GND	Digital Ground	31
XMIPI1MDN2	MIPI-DPHY Master DN2	34	XGPD1_3	GPD1[3]	33
GND	Digital Ground	36	XGPD1_4	GPD1[4]	35
XMIPI1MDP3	MIPI-DPHY Master DP3	38	XEINT_9	GPX1[1]/INT1[1]	37
XMIPI1MDN3	MIPI-DPHY Master DN3	40	XciXLKenb	GPH0[3]/CAM_A_CLKOUT	10

CON16

Signal Name	Description	P/N	Signal Name	Description	P/N
DC5V	5V DC POWER	2	GND	Digital Ground	1
RXD0	RXD0	4	J TRST	J TRST	3
TXD0	TXD0	6	J TMS	J TMS	5
CTS0	CTS0	8	J TCK	J TCK	7
RTS0	RTS0	10	J TDI	J TDI	9
GND	Digital Ground	12	J TDO	J TDO	11
RXD2	RXD2	14	GND	Digital Ground	13
TXD2	TXD2	16	HSIC1_DATA	HSIC1_DATA	15
CTS2	CTS2	18	GND	Digital Ground	17
RTS2	RTS2	20	HSIC1_STROBE	HSIC1_STROBE	19
GND	Digital Ground	22	GND	Digital Ground	21
RXD3	RXD3	24	MMC1_CLK	MMC1_CLK	23
TXD3	TXD3	26	MMC1_CMD	MMC1_CMD	25
GND	Digital Ground	28	MMC1_CdN	MMC1_CdN	27
I2C_4_SDA	I2C_4_SDA	30	MMC1_DATA0	MMC1_DATA0	29
I2C_4_SCL	I2C_4_SCL	32	MMC1_DATA1	MMC1_DATA1	31
I2C_5_SDA	I2C_5_SDA	34	MMC1_DATA2	MMC1_DATA2	33
I2C_5_SCL	I2C_5_SCL	36	MMC1_DATA3	MMC1_DATA3	35
ADC0_0	ADC0_0	38	GND	Digital Ground	37
ADC0_1	ADC0_1	40	nRESET	nRESET	39

CON19

Signal Name	Description	P/N	Signal Name	Description	P/N
DC5V	5V DC POWER	2	GND	Digital Ground	1
GND	Digital Ground	4	EBI_ADDR0	GPY3[0]/EBI_ADDR[0]	3
XCLKOUT	MAIN CLK OUT	6	EBI_ADDR1	GPY3[1]/EBI_ADDR[1]	5
GND	Digital Ground	8	EBI_ADDR2	GPY3[2]/EBI_ADDR[2]	7
XI2S2SCLK	I2S_2_SCLK	10	EBI_ADDR3	GPY3[3]/EBI_ADDR[3]	9
XI2S2CDCLK	I2S_2_CDCLK	12	EBI_ADDR4	GPY3[4]/EBI_ADDR[4]	11
XI2S2LRCK	I2S_2_LRCK	14	EBI_DATA0	EBI_DATA[0]	13
XI2S2SDI	I2S_2_SDI	16	EBI_DATA1	EBI_DATA[1]	15
XI2S2SDO	I2S_2_SDO	18	EBI_DATA2	EBI_DATA[2]	17
XEINT_0	INT_0	20	EBI_DATA3	EBI_DATA[3]	19
XEINT_1	INT_1	22	EBI_DATA4	EBI_DATA[4]	21
XEINT_2	INT_2	24	EBI_DATA5	EBI_DATA[5]	23
XEINT_3	INT_3	26	EBI_DATA6	EBI_DATA[6]	25
XEINT_4	INT_4	28	EBI_DATA7	EBI_DATA[7]	27
XEINT_5	INT_5	30	EBI_OEn	EBI_OEn	29
XEINT_7	INT_7	32	EBI_WEn	EBI_WEn	31
XEINT_8	INT_8	34	EBI_CSn0	EBI_CSn0	33
XGPD1_0	GPD1_0	36	EBI_CSn1	EBI_CSn1	35
XGPD1_1	GPD1_1	38	EBI_CSn2	EBI_CSn2	37
XGPD1_2	GPD1_2	40	EBI_CSn3	EBI_CSn3	39

CON20