As ARM gets into the server and networking business, the number of ARM cores in SoC starts to shoot up, and after Cavium ThunderX 48 core processor, here comes EZChip TILE-Mx100 Hecta-core network processor with 100 ARM Cortex A53 cores and capable of delivering up to 200 Gigabit throughput.
Key features listed for EZchip TILE-Mx100:
- One hundred 64-bit ARM Cortex A53 CPU cores in one chip
- 3-level coherent cache architecture with over 40 Mbytes on-chip cache.
- DDR4 DRAM controllers with ECC and supporting up to 1TBytes of memory.
- SkyMesh coherent architecture for massive bandwidth, low latency and linear scalability
- Multitude of networking hardware accelerators for high-performance data-path packet processing including
- Wire-speed mPIPE packet processing engine delivering 300 million packets-per-second I/O.
- Integrated 5-level hierarchical Traffic Manager with 256,000 queues.
- MiCA™ acceleration engines for over 100Gbps of crypto.
- Over 200Gbps of integrated I/O including 1G, 10G, 25G, 40G, 50G, 100G Ethernet, Interlaken, PCIe 3.0.
- Precision packet timestamp and IEEE1588v2 support.
- Best power/performance ratio for small systems’ rack and power footprint
Target networking applications for the processor include load balancing, security, network monitoring, NFV & SDN, virtualization, IDS/IPS (Intrusion Detection/Prevention), application recognition and video processing, for markets such as data center, cloud, enterprise and carrier networks. The processor will also leverage ARM software and tools, run Linux, and supports C/C++ / Java programming model, as well as hypervisors like KVM or Xen.
TILE-Mx is scheduled to sample in the second half of 2016, and the company also plans to offer 64 and 36 ARM cores version of the chip. More details can be found on EZchip TILE-Mx Multicore processor page, and a presentation will be given at the Linley Data Center Conference on February 25, 2015 in San Jose, California.