But we already know the successor of the microarchitecture thanks to a programming document entitled “Intel Architecture Instruction Set Extensions and Future Features Programming Reference” which references “Future Tremont and later” micro-architecture.
Here the full list of new instructions listed in the document:
- CLWB – Force cache line write-back without flush
- GFNI – Galois Field New Instructions
- ENCLV – SGX oversubscription instructions
- Split Lock Detection – detection and cause an exception for split locks
- CLDEMOTE – Cache line demote instruction
- Direct store – MOVDIRI and MOVDIR64B
- User wait – TPAUSE, UMONITOR, UMWAIT
Add perf core PMU support for Intel Tremont CPU cores:
– The init code is based on Goldmont plus.
– There is a new cache event list, based on the Goldmont plus cache event list.
– PDIR on fixed counter 0
– new topdown events
– OFFCORE_RESPONSE mask updates – Adaptive PEBS? (no code change)
So Tremont definitely looks like the successor of Goldmont Plus micro-architecture, and if we look some part of the code:
diff --git a/arch/x86/include/asm/intel-family.h b/arch/x86/include/asm/intel-family.h
index b4d37ffa..aa4c026 100644
@@ -63,6 +63,7 @@
#define INTEL_FAM6_ATOM_GOLDMONT 0x5C
#define INTEL_FAM6_ATOM_DENVERTON 0x5F /* Goldmont Microserver */
#define INTEL_FAM6_ATOM_GEMINI_LAKE 0x7A
+#define INTEL_FAM6_ATOM_JACOBSVILLE 0x86
JacobsVille should be an an “Atom class” processor, and the successor of either Gemini Lake or Denverton (server) processors. Some parts of the patch also refer to “10 nm”, so it could mean JacobsVille processors will be manufactured using a 10nm process, an upgrade from the 14nm process used for Gemini Lake processors.
That’s all I found for now, and products based on JacobsVille processors should probably not be expected before 2019.
Thanks “Anonymous” for the tip.
|Support CNX Software - Donate via PayPal or become a Patron on Patreon|