Sipeed M1 RISC-V Computer Vision Module Features Kendryte K210 Processor

Just a few days ago, I wrote about Kendryte KD233 board featuring Kendryte K210 dual core RISC-V processor, with some fairly detailed documentation, public links to toolchains and other tools. and going for $50. But the team behind LicheePi boards informed me that they also made their own K210 module called Sipeed M1 and selling on Taobao for the Chinese market, as well as on Yoycart for $10.89 plus shipping for the oversea market, and you’ll find a devkit with a dock board for about $24 and up depending on options.

Sipeed M1 RISC-V AI Module

Sipeed M1 module specifications:

  • SoC – Kendryte K210 dual core 64-bit RISC-V processor @ 400 MHz with KPU CNN hardware accelerator, APU audio hardware accelerator, 6 MB general purpose SRAM, 2MB AI SRAM memory, and AXI ROM to load user program from SPI flash
  • Package – 72-pin (25.4 x 25.4mm)

But you’ll probably want to get start with M1 “Dan” Dock (Lichee Dan) instead since it offers convenient 2.54″ through holes and a USB type-C port for power and debugging.

Sipeed-M1 Development BoardThe main features of the board include:

  • Storage – micro SD slot
  • Display I/F – An FPC24P socket for 8-bit MCU LCD
  • Camera I/F- An FPC24P socket for DVP camera
  • Audio – Power amplifier IC for use with speakers, built-in microphone
  • USB – USB Type-C interface
  • Connectivity – Optional WiFi
  • I/Os
    • On-board high speed DAC
    • Access to all 72-pin full pin lead-out, freely mapable

There are kits with display, WiFi, camera, and so on. With regards to documentation you’ll find resources I already shared in my previous post about Kendryte K210, as well as a Wiki and documentation on Baidu specific to Lichee Dan. The Baidu link however is mostly interesting for the schematics. Whyengineer also posted some code examples on Github.

The company said they ported Micropython to the module including XYZ-modem support. Lots of the resources and in Chinese, but they have a Telegram link where you can chat in English if you have questions.  A short Face Detection demo has been uploaded to YouTube to showcase the machine vision capabilities of the platform.

9
Leave a Reply

avatar
4 Comment threads
5 Thread replies
0 Followers
 
Most reacted comment
Hottest comment thread
7 Comment authors
VowstarNobody Of ImportVowstarASM Recent comment authors
  Subscribe  
newest oldest most voted
Notify of
blu
Guest
blu

Here we have an example of a dual core-core RV64 _sans_ the Atomic ISA extension. It was bound to happen.

ASM
Guest
ASM
Vowstar
Guest

Kendryte k210 use RV64IMAFDC ISA, it supported atomic ISA extension, the English document is here:
https://github.com/kendryte/kendryte-doc-datasheet/tree/master/en

blu
Guest
blu

Yes, K210 is a RV64GC, as we discussed it recently under the KD233 article. But does M1 implement the complete K210? The simple answer would be ‘Yes, the laser-etched ISA on the lid is just a typo, and the core is a true RV64GC’. So is it?

Vowstar
Guest

Yes, sipeed M1 and M1W with complete k210 which have atomic extension

blu
Guest
blu

Ok, so perhaps the vendor needs to update their lid etching to avoid future confusion. An ISA is not just an arbitrary logo, particularly in the context of risc-v.

Ian Tester
Member

How nice of them to laser-etch its benchmark figures on the metal shield.

Member

What is the module version with display camera and wifi. I’m a little confused and I really want to buy this board

Nobody Of Import
Guest
Nobody Of Import

I’m going to sit back and watch. Right now, there’s a big move in the RISC-V space on many fronts. PULP, SiFive, SpinalHDL, several others. It’s getting interesting and while it’s nifty, what this is happens to be peanuts in the space, awesome as it is. I’m more interested in seeing if we can get some RV32GC cores made up that boot Linux, for example. Things like that and managing to produce something that while it may not outstrip a GPU, could do as one in a pinch if you’ve got enough cores fielded.

Now that I’m back putzing with SpinalHDL/VexRiscv stuff, I’m as interested in providing ability there.